View AV9248F-110_8374574.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

integrated circuit systems, inc. ics9248-110 third party brands and names are the property of their respective owners. block diagram 9248-110 rev c 01/08/01 functionality pin configuration 48-pin 300mil ssop recommended application: amd-k7 based systems output features: ? 3 differential pair open drain cpu clocks (2.7v external pull-up; up to 150mhz achieviable through i 2 c) 2 - agpclk @ 3.3v 8 - pci @3.3v, including 1 free running 1 - 48mhz @ 3.3v 1 - 24/48mhz @ 3.3v 2- ref @3.3v, 14.318mhz. features: up to 150mhz frequency support support power management: cpu, pci, stop and power down mode from i 2 c programming. spread spectrum for emi control -0.5% down spread uses external 14.318mhz crystal fs pins for frequency select key specifications: cpu ? cpu: <250ps agp-agp: <250ps pci ? pci: <400ps cpu - sdram_out: <400ps cpu-agp <250ps amd-k7 tm system clock chip * internal 120k pullup resistor on indicated inputs ** internal 240k pullup resistor on indicated inputs **fs0/ref0 **fs1/ref1 gndref x1 x2 gndpci pciclk_f pciclk0 vddpci pciclk1 pciclk2 gndpci pciclk3 pciclk4 vddpci pciclk5 pciclk6 vddagp agp0 agp1 gndagp vdd48 48mhz sel24_48#/24-48mhz vddref gndsd sdram_out vddsd reserved cpuclkc2 cpuclkt2 gndcpu cuclkc1 cpuclkt1 gnd cpuclkc0 cpuclkt0 reserved vdd gnd pci_stop# cpu_stop pd# spread# fs2* s data sclk gnd48 ics9248-1 10 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 fs (2:0) spread# cpu_stop# x1 x2 osc pll cpu stop pll2 ref (1:0) cpuclkc (2:0) cpuclkt (2:0) sdram_out 48mhz pciclk (6:0) 24_48mhz pciclk_f pci_stop# sel24_48# pd# / 2 / 3 pci stop x 2 / 2 agp (1:0) 0 0 0 90 30.00 60.00 0 0 1 95 31.67 63.33 0 1 0 100.99 33.66 67.33 0 1 1 115 38.33 76.67 1 0 0 100.7 33.57 67.13 1 0 1 103 34.33 68.67 1 1 0 105 35.00 70.00 1 1 1 110 36.67 73.33 pci agp fs2 fs1 fs0 cpu, sdram ics reserves the right to make changes in the device data identified in this publication without further notice. ics advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.
2 ics9248-110 third party brands and names are the property of their respective owners. pin descriptions r e b m u n n i pe m a n n i pe p y tn o i t p i r c s e d 1 , 2 ) 0 : 1 ( s fn id d v o t p u - l l u p s a h , s n i p t c e l e s y c n e u q e r f ) 0 : 1 ( f e rt u ot u p t u o k c o l c z h m 8 1 3 . 4 1 3f e r d n gr w ps t u p t u o f e r r o f d n u o r g 41 xn i d a o l f p 3 3 l a n r e t n i s a h , t u p n i l a t s y r c z h m 8 1 3 . 4 1 n i _ l a t x 2 x m o r f r o t s i s e r k c a b d e e f d n a p a c 52 xt u of p 3 3 p a c d a o l l a n r e t n i s a h , t u p t u o l a t s y r c t u o _ l a t x 2 1 , 6i c p d n gr w ps t u p t u o i c p r o f d n u o r g 7f _ k l c i c pt u o # p o t s _ i c p e h t y b d e t c e f f a t o n . t u p t u o i c p g n i n n u r e e r f . t u p n i 8 , 0 1 , 1 1 , 3 1 , 4 1 , 6 1 , 7 1) 0 : 6 ( k l c i c pt u ov 3 . 3 e l b i t a p m o c l t t . s t u p t u o k c o l c i c p 5 1 , 9i c p d d vr w pv 3 . 3 y l l a n i m o n , s t u p t u o k l c i c p r o f r e w o p 8 1p g a d d vr w pv 3 . 3 y l l a n i m o n , s t u p t u o p g a r o f r e w o p 9 1 , 0 2) 0 : 1 ( p g at u o. d e p p o t s e b t o n y a m e s e h t . i c p x 2 s a d e n i f e d s t u p t u o p g a 1 2p g a d n gr w ps t u p t u o k c o l c p g a r o f d n u o r g 4 3d d vr w pv 3 . 3 y l l a n i m o n , e r o c r o f r e w o p d e t a l o s i 3 3d n gr w pe r o c r o f d n u o r g d e t a l o s i 2 28 4 d d vr w pv 3 . 3 y l l a n i m o n s t u p t u o c d f , b s u r o f r e w o p 3 2z h m 8 4t u ot u p t u o z h m 8 4 4 2 # 8 4 - 4 2 l e sn i 4 2 n i p r o f t u p t u o z h m 8 4 r o 4 2 s t c e l e s z h m 4 2 = h g i h z h m 8 4 = w o l z h m 8 4 - 4 2t u o# 8 4 - 4 2 l e s h g u o r h t e l b a t c e l e s t u o k c o l c d e x i f 5 28 4 d n gr w ps t u p t u o z h m 8 4 r o f d n u o r g 6 2k l c sn ii r o f t u p n i k c o l c 2 c 7 2a t a d so / ii r o f n i p a t a d 2 t n a r e l o t v 5 y r t i u c r i c c 8 22 s fn id d v o t p u - l l u p s a h , n i p t c e l e s y c n e u q e r f 9 2# d a e r p sn i d a e r p s n w o d . w o l n e h w e r u t a e f m u r t c e p s d a e r p s s e l b a n e z h k 0 5 = y c n e u q e r f n o i t a l u d o m % 5 . 0 0 3# d pn i e r a s t u p t u o l l a & l l p l a n r e t n i . w o l e v i t c a , p i h c n w o d s r e w o p . d e l b a s i d 1 3# p o t s _ u p cn i c k l c u p c s a r e h w w o l n e v i r d s t k l c u p c . s k l c u p c s t l a h d e t r e s s a s i n i p s i h t n e h w h g i h n e v i r d s i . ) w o l e v i t c a ( 2 3# p o t s _ i c pn i f _ k l c i c p . w o l n e v i r d n e h w l e v e l " 0 " c i g o l t a s u b i c p s t l a h n i p s i h t y b d e t c e f f a t o n s i 6 4t u o _ m a r d st u or e f f u b y a l e d o r e z m a r d s r o f k c o l c e c n e r e f e r 4 3d d vr w pe r o c r o f r e w o p d e t a l o s i 4 4 , 5 3d e v r e s e rc / nl i a r r e w o p u p c e r u t r u f 6 3 , 9 3 , 2 4) 0 : 2 ( t k l c u p ct u o n e p o e s e h t . s t u p t u o u p c r i a p l a i t n e r e f f i d f o s k c o l c " e u r t " . p u - l l u p v 5 . 1 l a n r e t x e n a d e e n s t u p t u o n i a r d 7 3 , 0 4 , 3 4) 0 : 2 ( c k l c u p ct u o e s e h t . t u p t u o u p c r i a p l a t n e r e f f i d f o s k c o l c " y r o t n e m e l p m o c " . p u _ l l u p v 5 . 1 l a n r e t x e n a d e e n s t u p t u o n i a r d n e p o 1 4 , 8 3u p c d n gr w p. s t u p t u o k l c u p c r o f d n u o r g 5 4d s d d vr w pv 3 . 3 y l l a n i m o n . n i p t u o _ m a r d s r o f r e w o p 7 4d s d n gr w ps n i p t u o _ m a r d s r o f d n u o r g 8 4f e r d d vr w pv 3 . 3 y l l a n i m o n , 2 x , 1 x , f e r r o f r e w o p
3 ics9248-110 third party brands and names are the property of their respective owners. general description the ics9248-110 is a main clock synthesizer chip for amd-k7 based systems. this provides all clocks required for such a system when used with a zero delay buffer chip such as the ics9179-06. spread spectrum may be enabled through i 2 c programming. spread spectrum typically reduces system emi by 8db to 10db. this simplifies emi qualification without resorting to board design iterations or costly shielding. the ics9248-110 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations. serial programming i 2 c interface allows changing functions, stop clock programming and frequency selection. cpu_stop# timing diagram cpu_stop# is an asychronous input to the clock synthesizer. it is used to turn off the cpuclks for low power operation. cpu_stop# is synchronized by the ics9248-110 . all other clocks will continue to run while the cpuclks clocks are disabled. the cpuclks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. cpuclk on latency is less than 4 cpuclks and cpuclk off latency is less than 4 cpuclks. notes: 1. all timing is referenced to the internal cpuclk. 2. cpu_stop# is an asynchronous input and metastable conditions may exist. this signal is synchronized to the cpuclks inside the ics9248-110 . 3. all other clocks continue to run undisturbed. 4. pd# and pci_stop# are shown in a high (true) state. pciclk cpuclkt cpuclkc pci_stop# (high) cpu_stop# pd# (high) internal cpuclk
4 ics9248-110 third party brands and names are the property of their respective owners. pci_stop# timing diagram pci_stop# is an asynchronous input to the ics9248-110 . it is used to turn off the pciclk (0:5) clocks for low power operation. pci_stop# is synchronized by the ics9248-110 internally. pciclk (0:5) clocks are stopped in a low state and started with a full high pulse width guaranteed. pciclk (0:5) clock on latency cycles are only one rising pciclk clock off latency is one pciclk clock. notes: 1. all timing is referenced to the internal cpuclk (defined as inside the ics9248 device.) 2. pci_stop# is an asynchronous input, and metastable conditions may exist. this signal is required to be synchronized inside the ics9248. 3. all other clocks continue to run undisturbed. 4. pd# and cpu_stop# are shown in a high (true) state. cpuclk (internal) pciclk (internal) pciclk (free-runningl) cpu_stop# pwr_dwn# pciclk (external) pci_stop#
5 ics9248-110 third party brands and names are the property of their respective owners. pd# timing diagram the power down selection is used to put the part into a very low power state without turning off the power to the part. pd# is an asynchronous active low input. this signal needs to be synchronized internal to the device prior to powering down the clock synthesizer. internal clocks are not running after the device is put in power down. when pd# is active low all clocks need to be driven to a low value and held prior to turning off the vcos and crystal. the power up latency needs to be less than 3 ms. the power down latency should be as short as possible but conforming to the sequence requirements shown below. pci_stop# and cpu_stop# are considered to be don't cares during the power down operations. the ref and 48mhz clocks are expected to be stopped in the low state as soon as possible. due to the state of the internal logic, stopping and holding the ref clock outputs in the low state may require more than one clock cycle to complete. notes: 1. all timing is referenced to the internal cpuclk (defined as inside the ics9248-110 device). 2. as shown, the outputs stop low on the next falling edge after pd# goes low. 3. pd# is an asynchronous input and metastable conditions may exist. this signal is synchronized inside this part. 4. the shaded sections on the vco and the crystal signals indicate an active clock. 5. diagrams shown with respect to 133mhz. similar operation when cpu is 100mhz. cpuclkt cpuclkc pciclk vco crystal pd#
6 ics9248-110 third party brands and names are the property of their respective owners. fig. 1 shared pin operation - input/output pins the i/o pins designated by (input/output) on the ics9248- 110 serve as dual signal functions to the device. during initial power-up, they act as input pins. the logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. at the end of power-on reset, (see ac characteristics for timing values), the device changes the mode of operations for these pins to an output function. in this mode the pins produce the specified buffered clocks to external loads. to program (load) the internal configuration register for these pins, a resistor is connected to either the vdd (logic 1) power supply or the gnd (logic 0) voltage potential. a 10 kilohm (10k) resistor is used to provide both the solid cmos programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period. via to vdd clock trace to load series term. res. programming header via to gnd device pad 2k 8.2k figure 1 shows a means of implementing this function when a switch or 2 pin header is used. with no jumper is installed the pin will be pulled high. with the jumper in place the pin will be pulled low. if programmability is not necessary, than only a single resistor is necessary. the programming resistors should be located close to the series termination resistor to minimize the current loop area. it is more important to locate the series termination resistor close to the driver than the programming resistor.
7 ics9248-110 third party brands and names are the property of their respective owners. 1. the ics clock generator is a slave/receiver, i 2 c component. it can read back the data stored in the latches for verification. read-back will support intel piix4 "block-read" protocol . 2. the data transfer rate supported by this clock generator is 100k bits/sec or less (standard mode) 3. the input is operating at 3.3v logic levels. 4. the data byte format is 8 bit bytes. 5. to simplify the clock generator i 2 c interface, the protocol is set to use only " block-writes " from the controller. the bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. the command code and byte count shown above must be sent, but the data is ignored for those two bytes. the data is loaded until a stop sequence is issued. 6. at power-on, all registers are set to a default condition, as shown. general i 2 c serial interface information the information in this section assumes familiarity with i 2 c programming. for more information, contact ics for an i 2 c programming application note. how to write: controller (host) sends a start bit. controller (host) sends the write address d2 (h) ics clock will acknowledge controller (host) sends a dummy command code ics clock will acknowledge controller (host) sends a dummy byte count ics clock will acknowledge controller (host) starts sending first byte (byte 0) through byte 6 ics clock will acknowledge each byte one at a time . controller (host) sends a stop bit how to read: controller (host) will send start bit. controller (host) sends the read address d3 (h) ics clock will acknowledge ics clock will send the byte count controller (host) acknowledges ics clock sends first byte (byte 0) through byte 6 controller (host) will need to acknowledge each byte controller (host) will send a stop bit notes: controller (host) ics (slave/receiver) start bit address d2 (h) a ck dummy command code a ck dummy byte count ack byte 0 a ck byte 1 a ck byte 2 ack byte 3 a ck byte 4 a ck byte 5 ack byte 6 a ck stop bit how to write: controller (host) ics (slave/receiver) start bit address d3 (h) a ck byte count ack byte 0 ack byte 1 ack byte 2 ack byte 3 ack byte 4 ack byte 5 ack byte 6 ack stop bit how to read:
8 ics9248-110 third party brands and names are the property of their respective owners. notes: 1. default at power-up will be latched logic inputs to define frequency, as displayed by bit 1. 2. pwd = power-up default byte 6: sdram clock & generator mode control register bit pwd 7 0 0 0 0 0 0 90 30.00 60.00 0 0 0 0 1 95 31.67 63.33 0 0 0 1 0 100.99 33.66 67.33 0 0 0 1 1 115 38.33 76.67 0 0 1 0 0 100.7 33.57 67.13 0 0 1 0 1 103 34.33 68.67 0 0 1 1 0 105 35.00 70.00 0 0 1 1 1 110 36.67 73.33 0 1 0 0 0 102 34.00 68.00 0 1 0 0 1 104 34.67 69.33 0 1 0 1 0 106 35.33 70.67 0 1 0 1 1 107 35.67 71.33 0 1 1 0 0 108 36.00 72.00 0 1 1 0 1 109 36.33 72.67 0 1 1 1 0 110 36.67 73.33 0 1 1 1 1 111 37.00 74.00 1 0 0 0 0 112 37.33 74.67 1 0 0 0 1 113 37.67 75.33 1 0 0 1 0 114 38.00 76.00 1 0 0 1 1 116 38.67 77.33 1 0 1 0 0 117 39.00 78.00 1 0 1 0 1 118 39.33 78.67 1 0 1 1 0 119 39.67 79.33 1 0 1 1 1 120 30.00 60.00 1 1 0 0 0 121 30.25 60.50 1 1 0 0 1 122 30.50 61.00 1 1 0 1 0 123 30.75 61.50 1 1 0 1 1 124 31.00 62.00 1 1 1 0 0 125 31.25 62.50 1 1 1 0 1 133.33 33.33 66.67 1 1 1 1 0 140 35.00 70.00 1 1 1 1 1 150 37.50 75.00 0 0 - sdram _out disable 1 - sdram _out enable 1 agp reserved note1 1 0 - frequency is selected by hardware select, latched input; spread controlled by pin 29 1 - frequency is selected by bit 6:2; spread controlled by bit 7 0 description spread spectrum enable (+/- 0.25% center spread) 1=on 0=off 3,2, 6:4 bit 3 bit 2 fs2 bit 6 fs1 bit 5 fs0 bit 4 cpu, sdram pci i 2 c command bitmaps
9 ics9248-110 third party brands and names are the property of their respective owners. i 2 c command bitmaps byte 4: clock control register notes: a value of '1'b is enable, '0'b is disable t i b# n i pt l u a f e dn o i t p i r c s e d 71 1 e l b a n e 0 f e r 63 21 e l b a n e z h m 8 4 / z h m 4 2 52 21 e l b a n e 0 b s u 40 21 e l b a n e 1 p g a 39 11 e l b a n e 0 p g a 23 4 , 2 41 " y r a t n e m i l p m o c " d n a " e u r t , r i a p l a i t n e r e f f i d f o h t o b ( e l b a n e 2 k l c u p c 10 4 , 9 31 " y r a t n e m i l p m o c " d n a " e u r t , r i a p l a i t n e r e f f i d f o h t o b ( e l b a n e 1 k l c u p c 07 3 , 6 31 " y r a t n e m i l p m o c " d n a " e u r t , r i a p l a i t n e r e f f i d f o h t o b ( e l b a n e 0 k l c u p c byte 5: pci clock control register notes: a value of '1'b is enable, '0'b is disable t i b# n i pt l u a f e dn o i t p i r c s e d 72 1 e l b a n e 1 f e r 67 11 e l b a n e 6 k l c i c p 56 11 e l b a n e 5 k l c i c p 44 11 e l b a n e 4 k l c i c p 33 11 e l b a n e 3 k l c i c p 21 11 e l b a n e 2 k l c i c p 10 11 e l b a n e 1 k l c i c p 08 1 e l b a n e 0 k l c i c p
10 ics9248-110 third party brands and names are the property of their respective owners. absolute maximum ratings supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 v logic inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . gnd ? 0.5 v to v dd +0.5 v ambient operating temperature . . . . . . . . . . . . . 0 c to +70 c storage temperature . . . . . . . . . . . . . . . . . . . . . . . ? 65 c to +150 c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. these ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect product reliability. electrical characteristics - input/supply/common output parameters t a = 0 - 70o c; supply voltage v dd = 3.3 v +/-5% (unless otherwise stated) parameter s ymb o l co nditi o n s min typ max unit s input high voltage v ih 2v dd +0.3 v input low voltage v il v ss -0.3 0.8 v input high current i ih v in = v dd 5 ua input low current i il1 v in = 0 v; inputs with no pull-up resistors -5 ua input low current i il2 v in = 0 v; inputs with pull-up resistors -200 ua c l =20 pf; select @ 66 mhz 87 160 ma c l =20 pf; select @ 100 mhz 116 160 c l = 20 pf; select @ 133 mhz 127 160 ma power down pd 600 ua input frequency f i v dd = 3.3 v 12 14.318 16 mhz c in logic inputs 5 pf c inx x1 & x2 pins 27 45 pf clk stabilization 1 t stab from v dd = 3.3 v to 1% target freq. 3 ms t cpu-sdram vt=50% cpu - 1.5v sdram; cpu leads 120 400 ps t cpu-pci vt=50% cpu - 1.5v pci; cpu leads 160 550 ps t cpu-agp vt =50% cpu - 1.5v agp; cpu leads 65 250 ps 1 guaranteed by design, not 100% tested in production. operating supply current input capacitance 1 i dd3.3op skew 1
11 ics9248-110 third party brands and names are the property of their respective owners. electrical characteristics - usb, ref t a = 0 - 70c; v dd = 3.3v +/-5%; c l = 20 pf (unless otherwise specified) parameter symbol conditions min typ max units output impedance r dsp2b 1 v o =v dd *(0.5) 20 47 60 ? output impedance r dsn2b 1 v o =v dd *(0.5) 20 44 60 ? output high voltage v oh5 i oh = -12 ma 2.4 v output low voltage v ol5 i ol = 9 ma 0.4 v output high current i oh5 v oh = 2.0 v -22 ma output low current i ol5 v ol = 0.8 v 16 ma rise time 1 t r5 1 v ol = 0.4 v, v oh = 2.4 v 2.6 4.0 ns fall time 1 t f5 1 v oh = 2.4 v, v ol = 0.4 v 2.5 4.0 ns duty cycle 1 d t5 1 v t = 1.5 v 45 51 55 % ref jitter, cyl-to-cyl t jcyc-cyc5 1 v t = 1.5 v 320 700 ps 1 guaranteed by design, not 100% tested in production. electrical characteristics - cpuclk (open drain) t a = 0 - 70c; v dd =3.3v +/- 5%; c l = 20 pf (unless otherwise specified) parameter symbol conditions min typ max units output impedance z o 1 v o =v x 60 ? output high voltage v oh2b termination to vpull-up(external) 1 1.8 v output low voltage v ol2b termination to vpull-up(external) 0.8 v output low current i ol2b v ol = 0.3 v 18 ma rise time 1 t r2b 1 v ol = 20% , v oh = 80% 2.4 2.6 ns fall time 1 t f2b 1 v oh = 80%, v ol = 20% 1.2 2.6 ns differential voltage-ac 1 v dif note 2 0.4 vpull-up(ext) v differential voltage-dc 1 v dif note 2 0.2 vpull-up(ext) v diff crossover voltage 1 v x note 3 1.1 1.4 1.7 v duty cycle 1 d t2b 1 v t = 50% 44 46 54 % skew window 1 t sk2b 1 v t = 50% 40 200 ps jitter, cycle-to-cycle1 tjcyc-cyc 2b 1 v t = v x 80 250 ps jitter, absolute1 tjabs 2b 1 v t = 50% 120 250 ps notes: 1 - guaranteed by design, not 100% tested in production. 2 - v dif specifies the minimum input differential voltages (v tr -v cp ) required for switching, where v tr is the "true" input level and v cp is the "complement" input level. 3 - vpull-up(external) = 2.7v, min=vpull-up(external)/2-150mv; max=vpull-up(external)/2 +150mv
12 ics9248-110 third party brands and names are the property of their respective owners. electrical characteristics - pciclk t a = 0 - 70c; v dd = v ddl = 3.3v +/-5%; c l = 30 pf (unless otherwise specified) parameter symbol conditions min typ max units output impedance r dsp2b 1 v o =v dd *(0.5) 12 24 55 ? output impedance r dsn2b 1 v o =v dd *(0.5) 12 23 55 ? output high voltage v oh1 i oh = -11 ma 2.6 v output low voltage v ol1 i ol = 9.4 ma 0.4 v output high current i oh1 v oh = 2.0 v -16 ma output low current i ol1 v ol = 0.8 v 19 ma ris e time 1 t r1 v ol = 0.4 v, v oh = 2.4 v 1.65 2.5 ns fall time 1 t f1 v oh = 2.4 v, v ol = 0.4 v 1.60 2.5 ns duty cycle 1 d t1 v t = 1.5 v 45 50 55 % skew window 1 t sk1 v t = 1.5 v 300 400 ps jitter, cyc-to-cyc t jcyc-cyc1 v t = 1.5 v 70 200 ps 1 guaranteed by design, not 100% tested in production. electrical characteristics - pciclk_f t a = 0 - 70c; v dd = 3.3v +/-5%; c l = 20 pf (unless otherwise specified) parameter symbol conditions min typ max units output impedance r dsp2b 1 v o =v dd *(0.5) 12 24 55 ? output impedance r dsn2b 1 v o =v dd *(0.5) 12 23 55 ? output high voltage v oh1 i oh = -11 ma 2.6 v output low voltage v ol1 i ol = 9.4 ma 0.4 v output high current i oh1 v oh = 2.0 v -12 ma output low current i ol1 v ol = 0.8 v 12 ma ris e time 1 t r1 v ol = 0.4 v, v oh = 2.4 v 1.4 2.0 ns fall time 1 t f1 v oh = 2.4 v, v ol = 0.4 v 1.3 2.0 ns duty cycle 1 d t1 v t = 1.5 v 45 51 55 % skew window 1 t sk1 v t = 1.5 v 300 400 ps jitter, cyc-to-cyc t jcyc-cyc1 v t = 1.5 v 70 200 ps 1 guaranteed by design, not 100% tested in production.
13 ics9248-110 third party brands and names are the property of their respective owners. electrical characteristics - agp t a = 0 - 70c; v dd =3.3v +/-5%; c l = 20 pf (unless otherwise specified) parameter symbol conditions min typ max units output impedance r dsp4b 1 v o =v dd *(0.5) 12 55 ? output impedance r dsn4b 1 v o =v dd *(0.5) 12 55 ? output high voltage v oh4b i oh = -18 ma 2 v output low voltage v ol4b i ol = 18 ma 0.4 v output high current i oh4b v oh = 2.0 v -19 ma output low current i ol4b v ol = 0.8 v 19 ma rise time 1 t r4b v ol = 0.4 v, v oh = 2.4 v 1 2 ns fall time 1 t f4b v oh = 2.4 v, v ol = 0.4 v 1 2 ns duty cycle 1 d t4b v t = 1.5 v 45 50 55 % skew window1 tsk 1 v t = 1.5 v 50 200 ps jitter cyc-cyc tjcyc-cyc 1 v t = 1.5 v 288 450 ps 1 guaranteed by design, not 100% tested in production. electrical characteristics - sdram_out t a = 0 - 70c; v dd =3.3v +/-5%; c l = 30 pf (unless otherwise specified) parameter symbol conditions min typ max units output impedance r dsp 1 v o =v dd *(0.5) 12 55 ? output impedance r dsn 1 v o =v dd *(0.5) 12 55 ? output high voltage v oh3 i oh = -11 ma 2 v output low voltage v ol3 i ol = 11 ma 0.4 v output high current i oh1 v oh = 2.0 v -12 ma output low current i ol3 v ol = 0.8 v 12 ma sd (0:1,3:12) ris e time 1 t r3 1 v ol = 0.4 v, v oh = 2.4 v 1 2 ns sd(0:1,3:12) fall time 1 t f3 1 v oh = 2.4 v, v ol = 0.4 v 1 2 ns sd(0:1,3:12) duty cycle 1 d t3 1 v t = 1.5 v 45 50 55 % skew window 1 t sk 1 v t = 1.5 v 70 150 ps 1 guaranteed by design, not 100% tested in production.
14 ics9248-110 third party brands and names are the property of their respective owners. ics reserves the right to make changes in the device data identified in this publication without further notice. ics advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate. ordering information ics9248 y f-110 pattern number (2 or 3 digit number for parts with rom code patterns) package type f=ssop revision designator (will not correlate with datasheet revision) device type (consists of 3 or 4 digit numbers) prefix ics, av = standard device example: ics xxxx y f - ppp min max min max a 2.413 2.794 .095 .110 a1 0.203 0.406 .008 .016 b 0.203 0.343 .008 .0135 c 0.127 0.254 .005 .010 d e 10.033 10.668 .395 .420 e1 7.391 7.595 .291 .299 e 0.635 basic 0.025 basic h 0.381 0.635 .015 .025 l 0.508 1.016 .020 .040 n 0 8 0 8 variations min max min max 48 15.748 16.002 .620 .630 jedec mo-118 doc# 10-0034 6/1/00 rev b n d mm. d (inch) see variations symbol see variations see variations in millimeters common dimensions in inches common dimensions see variations

▲Up To Search▲

Price & Availability of AV9248F-110

	To Download AV9248F-110 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .